In this paper we demonstrate that the developed compact components are integrated with pre-fabricated GaAs pHEMTs to form 3D MMICs providing excellent performance and space saving resulting in low cost manufacturing of future MMICs.
I. INTRODUCTION
Lumped inductors and capacitors are key fundamental components in MMIC applications. They are widely used in filters and matching networks for active components such as pHEMTs and HBTs. The main disadvantage of conventional planar microstrip lumped inductors and capacitors is their comparatively large circuit area especially for the case where high inductance or capacitance is required. For example, in conventional amplifier designs, inductors normally take 80% circuit area. Such disadvantage directly results in increased circuit fabrication cost. To reduce circuit area, stacked inductors [1] [2] [3] and MIM capacitors using very thin isolator [4, 5] were demonstrated. However the stacked inductors reported in [1] achieved just 50% area saved and the resonant frequency is not high enough due to the high parasitic capacitance brought out by microstrip substrate. Although MIM capacitors with high capacitance were reported in [4] , the very thin dielectric film with the typical thickness from 20nm to 100nm introduces more complexities and cost during fabrication process, and capacitance is very sensitive to the dielectric thickness. Moreover since in microstrip designs grounding has to be realized by making via holes through thin substrate, unexpected parasitic parameters cannot be neglected, which also increase the difficulty during the design stage and the total circuit cost.
In order to utilize the chip area in more efficient manner, we presented 3-metal-2-dielectric sandwitched multilayer inductors and capacitors [6, 7] . The stacked inductors are composed of one planar spiral stacked on top of the other. The two spirals are separated by a polyimide layer and joined at the centre using a via-hole through the polyimide layer. MIMIM folded capacitors are developed from normal planar MIM capacitors. The performance of both planar and 3-D inductors and capacitors were analysed and compared. The results show that the overlayed stacked spiral inductors have been shrunken to 1/4 of the size of the conventional planar designs and the multilayer folded capacitors save as much as a half of the MIM capacitors while maintaining similar performance.
By applying the above compact components developed in The University of Manchester into the matching networks of amplifiers, we successfully designed and fabricated planar and multilayer CPW amplifiers using GaAs pHEMTs supplied by Filtronic. Both types of amplifiers were characterised by onwafer RF measurements from 45MHz to 10GHz. The measured results show good agreements with the simulated ones using small-signal model while a half circuit area is saved using the multilayer CPW technology. The effect of DC probes in on-wafer RF measurement is also analyzed to provide practical suggestions for amplifier designers. Fig.1 shows the cross-sectional views and micrographs of both planar and multilayer stacked inductors. In directly overlayed inductors, two identical spirals are stacked and connected using a via-hole through the polyimide. Proceedings of the 3rd European Microwave Integrated Circuits Conference Fig.2 presents the area of the conventional planar and multilayer inductors as the function of inductance for comparison. It is apparent that for a given inductance value a significant area reduction can be achieved using multilayer technology. The directly overlayed stacked spiral inductors take up only a quarter of the space of the conventional planar inductors while maintaining similar inductor performance. Fig.3 . shows capacitance extracted from measured S parameters as the function of the area of capacitors. As illustrated in the cross-sectional view of folded capacitors, an electrode is composed by connecting M1 to M3 layer which results in double effective area. From Fig. 3 it is seen that for the same area almost 100% more capacitance was achieved by the folded configuration. 
II. DESIGN AND OPTIMIZATION

A. Multilayer CPW overlayed inductors
B. Multilayer CPW folded capacitors
C. Compact layout in multilayer CPW design
When placing components together in circuit layout the separation between adjoining components should be as small as possible in order to minimize the MMIC chip area. This however could create parasitic coupling between the components and therefore degrade the performance of the whole circuit. Fig. 4 shows layouts of two sets of adjoining 50Ω CPW transmission lines and 50Ω microstrip (MS) transmission lines. The separation (S) varies from 90μm to 150μm. Isolation (S21) between the two adjoining CPW or MS transmission lines is shown in the same figure. It can be clearly seen that CPW lines need only a 90μm separation for -30 dB isolation at 10 GHz, while the MS lines require at least 150 μm for the same isolation. This clearly demonstrates the great advantage of employing CPW layout design over the MS in terms of compactness and thus MMIC space saving. Fig. 5 shows a 2GHz amplifier circuit with a stabilizing shunt resistor and simultaneous conjugate matching networks, which are realized with miniaturised multilayer inductors and capacitors. The matching networks are designed to match impedance and determine frequency response simultaneously as introduced in [8, 9] . The parameters of inductor and capacitor models which are presented in the dashed frames in Fig.5 were extracted from measured S parameters. Three 2GHz circuit layouts were designed using microstrip, planar CPW and 3D CPW technology respectively as shown in Fig. 6 . Multilayer directly overlayed inductors and folded capacitors are employed in the 3D CPW layout. In planar CPW and microstrip designs, polyimide with thickness of 2.5 μm is applied as the insulator dielectric for MIM capacitors. In the microstrip design, grounding is realized by via holes through the thin substrate, which introduces extra fabrication cost. It is clearly seen that the 3D multilayer circuit area is almost half the size of the conventional planar CPW demonstrating the compactness of the 3D technology. The reasons for the advantages of 3D components over the planar and MS are as follows:
D. Design of compact 3D MMIC amplifiers
• 3D directly overlayed inductors (double spirals) consume a fourth size of planar ones.
• 3D capacitors (folded) consume a half size of planar ones.
• Separation of 90μm is needed for the -30dB isolation in CPW circuits, while 150μm for the same isolation in the MS circuits. 
III. RESULTS AND DISCUSSION
The components and circuits in this work have been fabricated using three layers of metals and two layers of sandwich dielectrics. In these multilayer structures, different metal layers need properly interconnecting through the etched windows of the polyimide insulating layers. The thickness of Au layers (M1, M2 and M3) is about 0.8 μm. The isolating polyimide layers between metal layers is 2.5 μm thick, and the semi-insulating GaAs substrate is about 600 μm.
The polyimide used in this work has a dielectric constant of about 3.7. The polyimide interconnection windows were formed by oxygen plasma reactive ion etching (RIE) through a photoresist protecting layer patterned using the photolithography process.
Fabricated 3D and conventional 2GHz amplifiers shown in Fig.7 have been characterized using on-wafer probing from 45 MHz to 10 GHz. It was found that carefully arranging the DC probes, which were used to feed Vg and Vd to the amplifiers, is necessary in order to accurately measure the performance of these amplifiers. As Vg and Vd are fed through shunt inductors, which are parts of matching networks, bypass capacitors are required to provide AC ground for the matching networks and to avoid oscillation. Thus off-chip capacitors are required for measurements, which however are not available for on-wafer measurements. To solve this problem we successfully managed to make DC probes for Vg and Vd which have 1nF capacitors mounted to the probes. The capacitors are located about 6mm from the tip of the probes. Fig. 8 . First the measured S21 at 2GHz are about 2-3dB smaller than the simulated result and the second observation is that the measured data shifted to lower frequency as compared to the simulated result. The discrepancies came from the effect of extra inductance of the DC probe. A close examination of the DC probe suggested that the lead inductance of the DC probes have a significant effect on the performance of the measured circuits. In order to show the effect of the DC probes we added extra 6nH inductors to the gate and drain feeding shunt inductors in the amplifier circuit in order to model the inductance of the probe leads which are of 6mm long. The performances of the amplifiers then are simulated again. After taking into account the effect of the probe inductance we have re-plotted the S21 in Fig.9 for both the CPW planar and CPW 3D multilayer amplifiers together with the measured one. From this figure it is presented that both amplifiers have similar measured performances. It is also noted that the new simulation results are very close to the measured data especially considering the effect of the DC probe inductance. 
IV. CONCLUSIONS
This paper has demonstrated the integration of compact multilayer CPW inductors and capacitors developed by The University of Manchester with the prefabricated GaAs pHEMTs from Filtronic. The 3D CPW amplifier achieved miniaturized circuit size as small as half of conventional planar designs due to the advantages of 3D CPW technology while maintaining similar performance. Such experience on multilayer circuit designs is helpful for MMIC designers to achieve compact circuit size in order to reduce the fabrication cost. The measured results show good agreements with the simulated results by taking into account the effect of the extra inductance of DC probes.
